View PT6963-S_4860371.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PT6963 LED Driver IC
DESCRIPTION
PT6963 is an LED Controller driven on a 1/5 to 1/8 duty factor. 11 segment output lines, 4 grid output lines, 3 segment/grid output lines, one display memory, control circuit, key scan circuit are all incorporated into a single chip to build a highly reliable peripheral device for a single chip microcomputer. Serial data is fed to PT6963 via a four-line serial interface. Housed in a 32-pin SOP, PT6963 pin assignments and application circuit are optimized for easy PCB Layout and cost saving advantages.
FEATURES
* CMOS technology * Low power consumption * Multiple display modes (14 segment, 4 Grid to 11 segment, 7 Grid) * Key scanning (10 x 3 Matrix) * 8-Step dimming circuitry * Serial interface for Clock, Data Input, Data Output, Strobe Pins and low voltage operation ability when user's MCU power supply is 3.3V. * Available in 32-pin, SOP
APPLICATIONS
* Micro-computer Peripheral Device * VCR set * Combo set
BLOCK DIAGRAM
Tel: 886-66296288Fax: 886-29174598 http://www.princeton.com.tw2F, 233-1, Baociao Road, Sindian, Taipei 23145, Taiwan
PT6963
APPLICATION CIRCUIT
Notes: 1. The capacitor (0.1F) connected between the GND and the VDD pins must be located as close as possible to the PT6963 chip. 2. It is strongly suggested that the NC pin (pins 13) be connected to the GND. 3. The PT6963 power supply is separate from the application system power supply.
COMMON CATHODE TYPE LED PANEL
V1.3
2
PT6963
ORDER INFORMATION
Valid Part Number PT6963-S Package Type 32pins, SOP, 300mil Top Code PT6963-S
PIN DESCRIPTION
V1.3
3
PT6963
PIN DESCRIPTION
Pin Name OSC DOUT DIN CLK STB I/O I O I I I Description Pin No. Oscillator Input Pin 1 A resistor is connected to this pin to determine the oscillation frequency Data Output Pin (N-Channel, Open-Drain) 2 This pin outputs serial data at the falling edge of the shift clock. Data Input Pin This pin inputs serial data at the rising edge of the shift clock (starting 3 from the lower bit) Clock Input Pin This pin reads serial data at the rising edge and 4 outputs data at the falling edge. Serial Interface Strobe Pin The data input after the STB has fallen is processed as a command. 5 When this pin is "HIGH", CLK is ignored. Key Data Input Pins The data sent to these pins are latched at the end of the display 6, 7, 8 cycle. (Internal Pull-Low Resistor) Power Supply 9, 25 Segment Output Pins (p-channel, open drain) 10 ~ 12 Also acts as the Key Source 14 ~ 20 No Connection 13 Segment Output pins (P-Channel, open drain) 21 Segment / Grid Output Pins 22, 23, 24 Ground Pin 26, 29, 32 27, 28, Grid Output Pins 30, 31
K1 ~ K3 VDD SG1/KS1 ~ SG10/KS10 NC SG11 SG12/GR7 ~ SG14/GR5 GND GR4 ~ GR1
I O O O O
V1.3
4
PT6963
INPUT/OUTPUT CONFIGURATIONS
The schematic diagrams of the input and output circuits of the logic section are shown below.
INPUT PINS: CLK, STB & DIN
OUTPUT PINS: K1 TO K3
OUTPUT PINS: DOUT, GR1 TO GR4
OUTPUT PINS: SG1 TO SG11
OUTPUT PINS: SG14/GR5, SG13/GR6 AND SG12/GR7
V1.3
5
PT6963
FUNCTION DESCRIPTION
COMMANDS
A command is the first byte (b0 to b7) inputted to PT6963 via the DIN Pin after STB Pin has changed from HIGH to LOW State. If for some reason the STB Pin is set to HIGH while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.
COMMANDS 1: DISPLAY MODE SETTING COMMANDS
PT6963 provides 4 display mode settings as shown in the diagram below: As stated earlier a command is the first one byte (b0 to b7) transmitted to PT6963 via the DIN Pin when STB is LOW. However, for these commands, the bit 3 & bit 8 (b2 to b7) are given a value of 0. The Display Mode Setting Commands determine the number of segments and grids to be used (14 to 11 segments, 4 to 7 grids). A display command ON must be executed in order to resume display. If the same mode setting is selected, no command execution is take place, therefore, nothing happens. When Power is turned ON, the 7-grid, 11-segment modes is selected. MSB 0 0 0 0 0 0 b1 LSB b0
Display Mode Settings: 00: 4 digits, 14 segments 01: 5 digits, 13 segments 10: 6 digits, 12 segments 11: 7 digits, 11 segments
COMMANDS 2: DATA SETTING COMMANDS
The Data Setting Commands executes the Data Write or Data Read Modes for PT6963. The data Setting Command, the bits 5 and 6 (b4, b5) are given the value of 0, bit 7 (b6) is given the value of 1 while bit 8 (b7) is given the value of 0. Please refer to the diagram below. When power is turned ON, bit 4 to bit 1 (b3 to b0) are given the value of 0. MSB 0 1 0 0 b3 b2 b1 LSB b0
Data Write & Read Mode Settings: 00: Write Data to Display Mode 10: Read Key Data Address Increment Mode Settings (Display Mode): 0: Increment Address after Data has been Written 1: Fixed Address Mode Settings: 0: Normal Operation Mode 1: Test Mode
V1.3
6
PT6963 PT6963 KEY MATRIX & KEY INPUT DATA STORAGE RAM
PT6963 Key Matrix consists of 10 x 3 array as shown below:
Each data entered by each key is stored as follows and read by a READ Command, starting from the last significant bit. When the most significant bit of the data (b7) has been read, the least significant bit of the next data (b0) is read. K1.....................K3 SG1/KS1 SG3/KS3 SG5/KS5 SG7/KS7 SG9/KS9 b0......................b2
Note: b6 and b7 do not care.
K1.........................K3 SG2/KS2 SG4/KS4 SG6/KS6 SG8/KS8 SG10/KS10 b3.........................b5
x x x x x b6......................b7
Reading Sequence
COMMANDS 3: ADDRESS SETTING COMMANDS
Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of 00H to 0DH. If the address is set to 0EH or higher, the data is ignored until a valid address is set. When power is turned ON, the address is set at 00H. Please refer to the diagram below. MSB 1 1 0 0 b3 b2 b1 LSB b0 Address: 00H to 0DH
DISPLAY MODE AND RAM ADDRESS
Data transmitted from an external device to PT6963 via the serial interface are stored in the Display RAM and are assigned addresses. The RAM addresses of PT6963 are given below in 8 bits unit. SG1 00HL 02HL 04HL 06HL 08HL 0AHL 0CHL b0 xxHL Lower 4 bits V1.3 SG4 SG5 00HU 02HU 04HU 06HU 08HU 0AHU 0CHU b3 SG8 SG9 01HL 03HL 05HL 07HL 09HL 0BHL 0DHL b4 xxHU Higher 4 bits 7 SG12 SG13 SG14 01HU DIG1 03HU DIG2 05HU DIG3 07HU DIG4 09HU DIG5 0BHU DIG6 0DHU DIG7 b7
PT6963 COMMAND 4: DISPLAY CONTROL COMMANDS
The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON, a 1/16 pulse width is selected and the displayed is turned OFF (the key scanning is started). MSB 1 0 0 0 b3 b2 b1 LSB b0
Dimming Quantity Settings: 000: Pulse width = 1/16 001: Pulse width = 2/16 010: Pulse width = 4/16 011: Pulse width = 10/16 100: Pulse width - 11/16 101: Pulse width = 12/16 110: Pulse width = 13/16 111: Pulse width = 14/16 Display Settings: 0: Display Off (Key Scan Continues) 1: Display On
V1.3
8
PT6963
SCANNING AND DISPLAY TIMING
V1.3
9
PT6963
SERIAL COMMUNICATION FORMAT
The following diagram shows the PT6963 serial communication format. The DOUT Pin is an N-channel, open-drain output pin, therefore, it is highly recommended that an external pull-up resistor (1 K to 10 K) must be connected to DOUT.
RECEPTION (DATA/COMMAND WRITE)
TRANSMISSION (DATA READ)
where: twait (waiting time) 1s It must be noted that when the data is read, the waiting time (twait) between the rising of the eighth clock that has set the command and the falling of the first clock that has read the data is greater or equal to 1s.
V1.3
10
PT6963
SWITCHING CHARACTERISTIC WAVEFORM
PT6963 Switching Characteristics Waveform is given below.
where: PWCLK (Clock Pulse Width) 400ns tsetup (Data Setup Time) 100ns tCLK-STB (Clock - Strobe Time) 1s tTZH (Rise Time) 1 s fosc = Oscillation Frequency tTZL 1s
Note: Test Condition Under tTHZ (Pull low resistor) = 10K, Loading capacitor = 300pF tTLZ (Pull high resistor) = 10K, Loading capacitor = 300pF
PWSTB (Strobe Pulse Width) 1s thold (Data Hold Time) 100ns tTHZ (Fall Time) 10s tPZL (Propagation Delay Time) 100ns tPLZ (Propagation Delay Time) 300ns tTLZ 10 s
V1.3
11
PT6963
APPLICATIONS
Display memory is updated by incrementing addresses. Please refer to the following diagram.
where: Command 1: Display mode setting command Command 2: Data setting command Command 3: Address setting command Data 1 to n: Transfer display data (14 bytes max.) Command 4: Display control command The following diagram shows the waveforms when updating specific addresses.
where: Command 2: Data setting command Command 3: Address setting command Data: Display data
V1.3
12
PT6963
RECOMMENDED SOFTWARE FLOWCHART
Notes: 1. Command 1: Display Mode Commands 2. Command 2: Data Setting Commands 3. Command 3: Address Setting Commands 4. Command 4: Display Control Commands 5. When IC power is applied for the first time, the contents of the Display RAM are not defined; thus, it is strongly suggested that the contents of the Display RAM be cleared during the initial setting.
V1.3
13
PT6963
SOP 32 (300MIL) THERMAL PERFORMANCE IN STILL AIR
JUNCTION TEMPERATURE: 100
V1.3
14
PT6963
ABSOLUTE MAXIMUM RATINGS
(Unless otherwise stated, Ta=25, GND=0V) Parameter Supply Voltage Logic Input Voltage Driver Output Current Maximum Driver Output Current/Total Operating Temperature Storage Temperature Symbol VDD VI IOLGR IOHSG ITOTAL Topr Tstg Ratings -0.3 to +7 -0.3 to VDD+0.3 +250 -50 400 -40 ~ +85 -65 ~ +150 Unit V V mA mA mA
RECOMMENDED OPERATING RANGE
(Unless otherwise stated, Topr=-40~+85, GND=0V) Parameter Symbol Logic Supply Voltage VDD Dynamic Current (Note1) IDDdyn High-Level Input Voltage VIH Low-Level Input Voltage VIL Min. 4.5 2.4 0 Typ. 5 Max. 5.5 5 3.3V/VDD (Note 2) 1 Unit V mA V V
Notes: 1. Test Condition: Set Display Control Commands = 80H (Display Turn OFF State & under no load). 2. The maximum value of VIH (High-Level Input Voltage) depends on user's MCU supply voltage. Which means the maximum value of VIH is 3.3V (VDD) when user's MCU supply voltage is 3.3V(VDD).
ELECTRICAL CHARACTERISTICS
(Unless otherwise stated, VDD=5V, GND=0V, Ta=25) Parameter Symbol Test Condition VO=VDD-2V IOHSG(1) SG1 to SG11, SG12/GR7 to SG14/GR5 High-Level Output Current VO=VDD-3V IOHSG(2) SG1 to SG11, SG12/GR7 to SG14/GR5 VO=0.3V Low-Level Output Current IOLGR GR1 to GR4, SG12/GR7 to SG14/GR5 Low-Level Output Current IOLDOUT VO=0.4V VO=VDD-3V Segment High-Level ITOLSG SG1 to SG11, SG12/GR7 to Output Current Tolerance SG14/GR5 High-Level Input Voltage Low-Level Input Voltage Oscillation Frequency K1 to K3 Pull Down Resistor VIH VIL fosc RKN R=51K K1 to K3 VDD=5V Min. -20 Typ. -25 Max. -40 Unit mA
-25
-30
-50
mA
100 4 2.4 0 350 40
140 500 -
5 3.3 /VDD (note) 1 650 100
mA mA % V V KHz K
Note: The maximum value of VIH (High-Level Input Voltage) depends on user's MCU supply voltage. Which means the maximum value of VIH is 3.3V (VDD) when user's MCU supply voltage is 3.3V (VDD).
V1.3
15
PT6963
PACKAGE INFORMATION
32 PINS, SOP, 300 MIL
Symbol A A1 b c e D E E1 L
Notes: 1. Refer to JEDEC MO-119 AC 2. Unit: mm
Min. 0.10 0.31 0.20 20.32 7.40 10.00 0.38 0
Typ. 1.27 BSC. -
Max. 2.65 0.51 0.33 20.73 7.60 10.65 1.27 8
V1.3
16
PT6963 IMPORTANT NOTICE
Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time. PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied. Princeton Technology Corp. 2F, 233-1, Baociao Road, Sindian, Taipei 23145, Taiwan Tel: 886-2-66296288 Fax: 886-2-29174598 http://www.princeton.com.tw
V1.3
17

▲Up To Search▲

Price & Availability of PT6963-S

	To Download PT6963-S Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .